CCS C Software and Maintenance Offers
FAQFAQ   FAQForum Help   FAQOfficial CCS Support   SearchSearch  RegisterRegister 

ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

CCS does not monitor this forum on a regular basis.

Please do not post bug reports on this forum. Send them to CCS Technical Support

adc in 18f66k80
Goto page Previous  1, 2
 
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion
View previous topic :: View next topic  
Author Message
Ttelmah



Joined: 11 Mar 2010
Posts: 20061

View user's profile Send private message

PostPosted: Mon Aug 17, 2015 8:28 am     Reply with quote

I see very little HF decoupling.

The electrolytic capacitors will block low frequency noise, but not HF noise. You need something like a 100nF ceramic capacitor adjacent to every major IC, and a couple right by the supply pins to the PIC, and the Vref input.

Then if you have a Vref, use it. You started with code that was selecting the Vdd as the reference, so everything afterwards was based on this. However if you have got a Vref, then you need to change the analog setup to use this.

However there is a problem if the Vref is 4.6v. The analog inputs are not allowed to go more than 0.3v above the Vref.

Also (obviously) if using the Vref, your maths needs to change to use it's voltage, not 5v.
Display posts from previous:   
Post new topic   Reply to topic    CCS Forum Index -> General CCS C Discussion All times are GMT - 6 Hours
Goto page Previous  1, 2
Page 2 of 2

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Powered by phpBB © 2001, 2005 phpBB Group